2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
optiboot_atmega328_pro_8MHz.elf: file format elf32-avr
|
|
|
|
|
|
|
|
Sections:
|
|
|
|
Idx Name Size VMA LMA File off Algn
|
2011-06-11 08:02:25 +02:00
|
|
|
0 .text 000001da 00000000 00000000 00000054 2**1
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
2011-06-11 08:02:25 +02:00
|
|
|
1 .version 00000002 00007ffe 00007ffe 0000022e 2**0
|
2011-06-11 02:47:47 +02:00
|
|
|
CONTENTS, READONLY
|
2011-06-11 08:02:25 +02:00
|
|
|
2 .debug_aranges 00000028 00000000 00000000 00000230 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
3 .debug_pubnames 0000005f 00000000 00000000 00000258 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
4 .debug_info 0000028c 00000000 00000000 000002b7 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
5 .debug_abbrev 00000199 00000000 00000000 00000543 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
6 .debug_line 00000456 00000000 00000000 000006dc 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
7 .debug_frame 00000080 00000000 00000000 00000b34 2**2
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
8 .debug_str 00000149 00000000 00000000 00000bb4 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
9 .debug_loc 0000027e 00000000 00000000 00000cfd 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
2011-06-11 08:02:25 +02:00
|
|
|
10 .debug_ranges 00000060 00000000 00000000 00000f7b 2**0
|
2010-09-22 15:04:33 +02:00
|
|
|
CONTENTS, READONLY, DEBUGGING
|
|
|
|
|
|
|
|
Disassembly of section .text:
|
|
|
|
|
2011-06-11 02:47:47 +02:00
|
|
|
00000000 <main>:
|
2011-06-11 01:17:13 +02:00
|
|
|
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
|
|
|
|
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
2011-06-11 01:17:13 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
/* main program starts here */
|
|
|
|
int main(void) {
|
2011-06-11 02:47:47 +02:00
|
|
|
0: 11 24 eor r1, r1
|
2011-06-11 01:17:13 +02:00
|
|
|
#ifdef __AVR_ATmega8__
|
|
|
|
SP=RAMEND; // This is done by hardware reset
|
|
|
|
#endif
|
|
|
|
|
|
|
|
// Adaboot no-wait mod
|
|
|
|
ch = MCUSR;
|
2011-06-11 02:47:47 +02:00
|
|
|
2: 84 b7 in r24, 0x34 ; 52
|
2011-06-11 01:17:13 +02:00
|
|
|
MCUSR = 0;
|
2011-06-11 02:47:47 +02:00
|
|
|
4: 14 be out 0x34, r1 ; 52
|
2011-06-11 01:17:13 +02:00
|
|
|
if (!(ch & _BV(EXTRF))) appStart();
|
2011-06-11 02:47:47 +02:00
|
|
|
6: 81 ff sbrs r24, 1
|
2011-06-11 08:02:25 +02:00
|
|
|
8: e3 d0 rcall .+454 ; 0x1d0 <appStart>
|
2011-06-11 01:17:13 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
#if LED_START_FLASHES > 0
|
|
|
|
// Set up Timer 1 for timeout counter
|
|
|
|
TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
|
2011-06-11 02:47:47 +02:00
|
|
|
a: 85 e0 ldi r24, 0x05 ; 5
|
|
|
|
c: 80 93 81 00 sts 0x0081, r24
|
2011-06-11 01:17:13 +02:00
|
|
|
UCSRA = _BV(U2X); //Double speed mode USART
|
|
|
|
UCSRB = _BV(RXEN) | _BV(TXEN); // enable Rx & Tx
|
|
|
|
UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0); // config USART; 8N1
|
|
|
|
UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
|
|
|
|
#else
|
2010-09-22 15:04:33 +02:00
|
|
|
UCSR0A = _BV(U2X0); //Double speed mode USART0
|
2011-06-11 02:47:47 +02:00
|
|
|
10: 82 e0 ldi r24, 0x02 ; 2
|
|
|
|
12: 80 93 c0 00 sts 0x00C0, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
UCSR0B = _BV(RXEN0) | _BV(TXEN0);
|
2011-06-11 02:47:47 +02:00
|
|
|
16: 88 e1 ldi r24, 0x18 ; 24
|
|
|
|
18: 80 93 c1 00 sts 0x00C1, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
|
2011-06-11 02:47:47 +02:00
|
|
|
1c: 86 e0 ldi r24, 0x06 ; 6
|
|
|
|
1e: 80 93 c2 00 sts 0x00C2, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
UBRR0L = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
|
2011-06-11 02:47:47 +02:00
|
|
|
22: 88 e0 ldi r24, 0x08 ; 8
|
|
|
|
24: 80 93 c4 00 sts 0x00C4, r24
|
2011-06-11 01:17:13 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
// Set up watchdog to trigger after 500ms
|
2011-06-11 01:17:13 +02:00
|
|
|
watchdogConfig(WATCHDOG_1S);
|
2011-06-11 02:47:47 +02:00
|
|
|
28: 8e e0 ldi r24, 0x0E ; 14
|
2011-06-11 08:02:25 +02:00
|
|
|
2a: bc d0 rcall .+376 ; 0x1a4 <watchdogConfig>
|
2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
/* Set LED pin as output */
|
|
|
|
LED_DDR |= _BV(LED);
|
2011-06-11 02:47:47 +02:00
|
|
|
2c: 25 9a sbi 0x04, 5 ; 4
|
|
|
|
2e: 86 e0 ldi r24, 0x06 ; 6
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
#if LED_START_FLASHES > 0
|
|
|
|
void flash_led(uint8_t count) {
|
|
|
|
do {
|
|
|
|
TCNT1 = -(F_CPU/(1024*16));
|
2011-06-11 02:47:47 +02:00
|
|
|
30: 28 e1 ldi r18, 0x18 ; 24
|
|
|
|
32: 3e ef ldi r19, 0xFE ; 254
|
2010-09-22 15:04:33 +02:00
|
|
|
TIFR1 = _BV(TOV1);
|
2011-06-11 02:47:47 +02:00
|
|
|
34: 91 e0 ldi r25, 0x01 ; 1
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
#if LED_START_FLASHES > 0
|
|
|
|
void flash_led(uint8_t count) {
|
|
|
|
do {
|
|
|
|
TCNT1 = -(F_CPU/(1024*16));
|
2011-06-11 02:47:47 +02:00
|
|
|
36: 30 93 85 00 sts 0x0085, r19
|
|
|
|
3a: 20 93 84 00 sts 0x0084, r18
|
2010-09-22 15:04:33 +02:00
|
|
|
TIFR1 = _BV(TOV1);
|
2011-06-11 02:47:47 +02:00
|
|
|
3e: 96 bb out 0x16, r25 ; 22
|
2010-09-22 15:04:33 +02:00
|
|
|
while(!(TIFR1 & _BV(TOV1)));
|
2011-06-11 02:47:47 +02:00
|
|
|
40: b0 9b sbis 0x16, 0 ; 22
|
|
|
|
42: fe cf rjmp .-4 ; 0x40 <__SREG__+0x1>
|
2011-06-11 01:17:13 +02:00
|
|
|
#ifdef __AVR_ATmega8__
|
|
|
|
LED_PORT ^= _BV(LED);
|
|
|
|
#else
|
2010-09-22 15:04:33 +02:00
|
|
|
LED_PIN |= _BV(LED);
|
2011-06-11 02:47:47 +02:00
|
|
|
44: 1d 9a sbi 0x03, 5 ; 3
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
// Watchdog functions. These are only safe with interrupts turned off.
|
|
|
|
void watchdogReset() {
|
|
|
|
__asm__ __volatile__ (
|
2011-06-11 02:47:47 +02:00
|
|
|
46: a8 95 wdr
|
2011-06-11 01:17:13 +02:00
|
|
|
LED_PORT ^= _BV(LED);
|
|
|
|
#else
|
2010-09-22 15:04:33 +02:00
|
|
|
LED_PIN |= _BV(LED);
|
2011-06-11 01:17:13 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
watchdogReset();
|
|
|
|
} while (--count);
|
2011-06-11 02:47:47 +02:00
|
|
|
48: 81 50 subi r24, 0x01 ; 1
|
|
|
|
4a: a9 f7 brne .-22 ; 0x36 <__CCP__+0x2>
|
2010-09-22 15:04:33 +02:00
|
|
|
/* get character from UART */
|
|
|
|
ch = getch();
|
|
|
|
|
|
|
|
if(ch == STK_GET_PARAMETER) {
|
|
|
|
// GET PARAMETER returns a generic 0x03 reply - enough to keep Avrdude happy
|
|
|
|
getNch(1);
|
2011-06-11 08:02:25 +02:00
|
|
|
4c: 99 24 eor r9, r9
|
|
|
|
4e: 93 94 inc r9
|
2011-06-11 01:17:13 +02:00
|
|
|
__boot_page_fill_short((uint16_t)(void*)addrPtr,a);
|
2010-09-22 15:04:33 +02:00
|
|
|
addrPtr += 2;
|
|
|
|
} while (--ch);
|
2011-06-11 02:47:47 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
// Write from programming buffer
|
2011-06-11 01:17:13 +02:00
|
|
|
__boot_page_write_short((uint16_t)(void*)address);
|
2011-06-11 02:47:47 +02:00
|
|
|
50: a5 e0 ldi r26, 0x05 ; 5
|
2011-06-11 08:02:25 +02:00
|
|
|
52: aa 2e mov r10, r26
|
2010-09-22 15:04:33 +02:00
|
|
|
boot_spm_busy_wait();
|
|
|
|
|
|
|
|
#if defined(RWWSRE)
|
|
|
|
// Reenable read access to flash
|
|
|
|
boot_rww_enable();
|
2011-06-11 02:47:47 +02:00
|
|
|
54: f1 e1 ldi r31, 0x11 ; 17
|
2011-06-11 08:02:25 +02:00
|
|
|
56: bf 2e mov r11, r31
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Forever loop */
|
|
|
|
for (;;) {
|
|
|
|
/* get character from UART */
|
|
|
|
ch = getch();
|
2011-06-11 08:02:25 +02:00
|
|
|
58: 9d d0 rcall .+314 ; 0x194 <getch>
|
2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
if(ch == STK_GET_PARAMETER) {
|
2011-06-11 02:47:47 +02:00
|
|
|
5a: 81 34 cpi r24, 0x41 ; 65
|
|
|
|
5c: 21 f4 brne .+8 ; 0x66 <__SREG__+0x27>
|
2010-09-22 15:04:33 +02:00
|
|
|
// GET PARAMETER returns a generic 0x03 reply - enough to keep Avrdude happy
|
|
|
|
getNch(1);
|
2011-06-11 02:47:47 +02:00
|
|
|
5e: 81 e0 ldi r24, 0x01 ; 1
|
2011-06-11 08:02:25 +02:00
|
|
|
60: af d0 rcall .+350 ; 0x1c0 <getNch>
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(0x03);
|
2011-06-11 02:47:47 +02:00
|
|
|
62: 83 e0 ldi r24, 0x03 ; 3
|
2011-06-11 08:02:25 +02:00
|
|
|
64: 1f c0 rjmp .+62 ; 0xa4 <__SREG__+0x65>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
else if(ch == STK_SET_DEVICE) {
|
2011-06-11 02:47:47 +02:00
|
|
|
66: 82 34 cpi r24, 0x42 ; 66
|
|
|
|
68: 11 f4 brne .+4 ; 0x6e <__SREG__+0x2f>
|
2010-09-22 15:04:33 +02:00
|
|
|
// SET DEVICE is ignored
|
|
|
|
getNch(20);
|
2011-06-11 02:47:47 +02:00
|
|
|
6a: 84 e1 ldi r24, 0x14 ; 20
|
|
|
|
6c: 03 c0 rjmp .+6 ; 0x74 <__SREG__+0x35>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
else if(ch == STK_SET_DEVICE_EXT) {
|
2011-06-11 02:47:47 +02:00
|
|
|
6e: 85 34 cpi r24, 0x45 ; 69
|
|
|
|
70: 19 f4 brne .+6 ; 0x78 <__SREG__+0x39>
|
2010-09-22 15:04:33 +02:00
|
|
|
// SET DEVICE EXT is ignored
|
|
|
|
getNch(5);
|
2011-06-11 02:47:47 +02:00
|
|
|
72: 85 e0 ldi r24, 0x05 ; 5
|
2011-06-11 08:02:25 +02:00
|
|
|
74: a5 d0 rcall .+330 ; 0x1c0 <getNch>
|
|
|
|
76: 83 c0 rjmp .+262 ; 0x17e <__SREG__+0x13f>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
else if(ch == STK_LOAD_ADDRESS) {
|
2011-06-11 02:47:47 +02:00
|
|
|
78: 85 35 cpi r24, 0x55 ; 85
|
2011-06-11 08:02:25 +02:00
|
|
|
7a: 79 f4 brne .+30 ; 0x9a <__SREG__+0x5b>
|
2010-09-22 15:04:33 +02:00
|
|
|
// LOAD ADDRESS
|
2011-06-11 01:17:13 +02:00
|
|
|
uint16_t newAddress;
|
|
|
|
newAddress = getch();
|
2011-06-11 08:02:25 +02:00
|
|
|
7c: 8b d0 rcall .+278 ; 0x194 <getch>
|
2011-06-11 01:17:13 +02:00
|
|
|
newAddress = (newAddress & 0xff) | (getch() << 8);
|
2011-06-11 08:02:25 +02:00
|
|
|
7e: e8 2e mov r14, r24
|
|
|
|
80: ff 24 eor r15, r15
|
|
|
|
82: 88 d0 rcall .+272 ; 0x194 <getch>
|
|
|
|
84: 08 2f mov r16, r24
|
|
|
|
86: 10 e0 ldi r17, 0x00 ; 0
|
|
|
|
88: 10 2f mov r17, r16
|
|
|
|
8a: 00 27 eor r16, r16
|
|
|
|
8c: 0e 29 or r16, r14
|
|
|
|
8e: 1f 29 or r17, r15
|
2011-06-11 01:17:13 +02:00
|
|
|
#ifdef RAMPZ
|
|
|
|
// Transfer top bit to RAMPZ
|
|
|
|
RAMPZ = (newAddress & 0x8000) ? 1 : 0;
|
|
|
|
#endif
|
|
|
|
newAddress += newAddress; // Convert from word address to byte address
|
2011-06-11 08:02:25 +02:00
|
|
|
90: 00 0f add r16, r16
|
|
|
|
92: 11 1f adc r17, r17
|
2011-06-11 01:17:13 +02:00
|
|
|
address = newAddress;
|
2010-09-22 15:04:33 +02:00
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
94: 8d d0 rcall .+282 ; 0x1b0 <verifySpace>
|
|
|
|
96: 68 01 movw r12, r16
|
|
|
|
98: 72 c0 rjmp .+228 ; 0x17e <__SREG__+0x13f>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
else if(ch == STK_UNIVERSAL) {
|
2011-06-11 08:02:25 +02:00
|
|
|
9a: 86 35 cpi r24, 0x56 ; 86
|
|
|
|
9c: 29 f4 brne .+10 ; 0xa8 <__SREG__+0x69>
|
2010-09-22 15:04:33 +02:00
|
|
|
// UNIVERSAL command is ignored
|
|
|
|
getNch(4);
|
2011-06-11 08:02:25 +02:00
|
|
|
9e: 84 e0 ldi r24, 0x04 ; 4
|
|
|
|
a0: 8f d0 rcall .+286 ; 0x1c0 <getNch>
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(0x00);
|
2011-06-11 08:02:25 +02:00
|
|
|
a2: 80 e0 ldi r24, 0x00 ; 0
|
|
|
|
a4: 6f d0 rcall .+222 ; 0x184 <putch>
|
|
|
|
a6: 6b c0 rjmp .+214 ; 0x17e <__SREG__+0x13f>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 01:17:13 +02:00
|
|
|
/* Write memory, length is big endian and is in bytes */
|
2010-09-22 15:04:33 +02:00
|
|
|
else if(ch == STK_PROG_PAGE) {
|
2011-06-11 08:02:25 +02:00
|
|
|
a8: 84 36 cpi r24, 0x64 ; 100
|
|
|
|
aa: 09 f0 breq .+2 ; 0xae <__SREG__+0x6f>
|
|
|
|
ac: 42 c0 rjmp .+132 ; 0x132 <__SREG__+0xf3>
|
2010-09-22 15:04:33 +02:00
|
|
|
// PROGRAM PAGE - we support flash programming only, not EEPROM
|
|
|
|
uint8_t *bufPtr;
|
|
|
|
uint16_t addrPtr;
|
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
getch(); /* getlen() */
|
|
|
|
ae: 72 d0 rcall .+228 ; 0x194 <getch>
|
|
|
|
length = getch();
|
|
|
|
b0: 71 d0 rcall .+226 ; 0x194 <getch>
|
|
|
|
b2: 08 2f mov r16, r24
|
|
|
|
getch();
|
|
|
|
b4: 6f d0 rcall .+222 ; 0x194 <getch>
|
2011-06-11 01:17:13 +02:00
|
|
|
|
|
|
|
// If we are in RWW section, immediately start page erase
|
|
|
|
if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
|
2011-06-11 08:02:25 +02:00
|
|
|
b6: 80 e0 ldi r24, 0x00 ; 0
|
|
|
|
b8: c8 16 cp r12, r24
|
2011-06-11 02:47:47 +02:00
|
|
|
ba: 80 e7 ldi r24, 0x70 ; 112
|
2011-06-11 08:02:25 +02:00
|
|
|
bc: d8 06 cpc r13, r24
|
|
|
|
be: 20 f4 brcc .+8 ; 0xc8 <__SREG__+0x89>
|
|
|
|
c0: 83 e0 ldi r24, 0x03 ; 3
|
|
|
|
c2: f6 01 movw r30, r12
|
2011-06-11 02:47:47 +02:00
|
|
|
c4: 87 bf out 0x37, r24 ; 55
|
|
|
|
c6: e8 95 spm
|
|
|
|
c8: c0 e0 ldi r28, 0x00 ; 0
|
|
|
|
ca: d1 e0 ldi r29, 0x01 ; 1
|
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
// While that is going on, read in page contents
|
|
|
|
bufPtr = buff;
|
|
|
|
do *bufPtr++ = getch();
|
2011-06-11 08:02:25 +02:00
|
|
|
cc: 63 d0 rcall .+198 ; 0x194 <getch>
|
2011-06-11 02:47:47 +02:00
|
|
|
ce: 89 93 st Y+, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
while (--length);
|
2011-06-11 08:02:25 +02:00
|
|
|
d0: 0c 17 cp r16, r28
|
|
|
|
d2: e1 f7 brne .-8 ; 0xcc <__SREG__+0x8d>
|
2010-09-22 15:04:33 +02:00
|
|
|
|
2011-06-11 01:17:13 +02:00
|
|
|
// If we are in NRWW section, page erase has to be delayed until now.
|
|
|
|
// Todo: Take RAMPZ into account
|
|
|
|
if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
|
2011-06-11 08:02:25 +02:00
|
|
|
d4: f0 e0 ldi r31, 0x00 ; 0
|
|
|
|
d6: cf 16 cp r12, r31
|
|
|
|
d8: f0 e7 ldi r31, 0x70 ; 112
|
|
|
|
da: df 06 cpc r13, r31
|
|
|
|
dc: 20 f0 brcs .+8 ; 0xe6 <__SREG__+0xa7>
|
|
|
|
de: 83 e0 ldi r24, 0x03 ; 3
|
|
|
|
e0: f6 01 movw r30, r12
|
|
|
|
e2: 87 bf out 0x37, r24 ; 55
|
|
|
|
e4: e8 95 spm
|
2011-06-11 01:17:13 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
// Read command terminator, start reply
|
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
e6: 64 d0 rcall .+200 ; 0x1b0 <verifySpace>
|
2011-06-11 02:47:47 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
// If only a partial page is to be programmed, the erase might not be complete.
|
|
|
|
// So check that here
|
|
|
|
boot_spm_busy_wait();
|
2011-06-11 08:02:25 +02:00
|
|
|
e8: 07 b6 in r0, 0x37 ; 55
|
|
|
|
ea: 00 fc sbrc r0, 0
|
|
|
|
ec: fd cf rjmp .-6 ; 0xe8 <__SREG__+0xa9>
|
|
|
|
ee: a6 01 movw r20, r12
|
|
|
|
f0: a0 e0 ldi r26, 0x00 ; 0
|
|
|
|
f2: b1 e0 ldi r27, 0x01 ; 1
|
2010-09-22 15:04:33 +02:00
|
|
|
bufPtr = buff;
|
|
|
|
addrPtr = (uint16_t)(void*)address;
|
|
|
|
ch = SPM_PAGESIZE / 2;
|
|
|
|
do {
|
|
|
|
uint16_t a;
|
|
|
|
a = *bufPtr++;
|
2011-06-11 08:02:25 +02:00
|
|
|
f4: 2c 91 ld r18, X
|
|
|
|
f6: 30 e0 ldi r19, 0x00 ; 0
|
2010-09-22 15:04:33 +02:00
|
|
|
a |= (*bufPtr++) << 8;
|
2011-06-11 08:02:25 +02:00
|
|
|
f8: 11 96 adiw r26, 0x01 ; 1
|
|
|
|
fa: 8c 91 ld r24, X
|
|
|
|
fc: 11 97 sbiw r26, 0x01 ; 1
|
|
|
|
fe: 90 e0 ldi r25, 0x00 ; 0
|
|
|
|
100: 98 2f mov r25, r24
|
|
|
|
102: 88 27 eor r24, r24
|
|
|
|
104: 82 2b or r24, r18
|
|
|
|
106: 93 2b or r25, r19
|
2011-06-11 01:17:13 +02:00
|
|
|
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
|
|
|
|
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
2011-06-11 01:17:13 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
/* main program starts here */
|
|
|
|
int main(void) {
|
2011-06-11 08:02:25 +02:00
|
|
|
108: 12 96 adiw r26, 0x02 ; 2
|
2010-09-22 15:04:33 +02:00
|
|
|
ch = SPM_PAGESIZE / 2;
|
|
|
|
do {
|
|
|
|
uint16_t a;
|
|
|
|
a = *bufPtr++;
|
|
|
|
a |= (*bufPtr++) << 8;
|
2011-06-11 01:17:13 +02:00
|
|
|
__boot_page_fill_short((uint16_t)(void*)addrPtr,a);
|
2011-06-11 08:02:25 +02:00
|
|
|
10a: fa 01 movw r30, r20
|
|
|
|
10c: 0c 01 movw r0, r24
|
|
|
|
10e: 97 be out 0x37, r9 ; 55
|
|
|
|
110: e8 95 spm
|
|
|
|
112: 11 24 eor r1, r1
|
2010-09-22 15:04:33 +02:00
|
|
|
addrPtr += 2;
|
2011-06-11 08:02:25 +02:00
|
|
|
114: 4e 5f subi r20, 0xFE ; 254
|
|
|
|
116: 5f 4f sbci r21, 0xFF ; 255
|
2010-09-22 15:04:33 +02:00
|
|
|
} while (--ch);
|
2011-06-11 08:02:25 +02:00
|
|
|
118: f1 e0 ldi r31, 0x01 ; 1
|
|
|
|
11a: a0 38 cpi r26, 0x80 ; 128
|
|
|
|
11c: bf 07 cpc r27, r31
|
|
|
|
11e: 51 f7 brne .-44 ; 0xf4 <__SREG__+0xb5>
|
2011-06-11 02:47:47 +02:00
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
// Write from programming buffer
|
2011-06-11 01:17:13 +02:00
|
|
|
__boot_page_write_short((uint16_t)(void*)address);
|
2011-06-11 08:02:25 +02:00
|
|
|
120: f6 01 movw r30, r12
|
|
|
|
122: a7 be out 0x37, r10 ; 55
|
|
|
|
124: e8 95 spm
|
2010-09-22 15:04:33 +02:00
|
|
|
boot_spm_busy_wait();
|
2011-06-11 08:02:25 +02:00
|
|
|
126: 07 b6 in r0, 0x37 ; 55
|
|
|
|
128: 00 fc sbrc r0, 0
|
|
|
|
12a: fd cf rjmp .-6 ; 0x126 <__SREG__+0xe7>
|
2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
#if defined(RWWSRE)
|
|
|
|
// Reenable read access to flash
|
|
|
|
boot_rww_enable();
|
2011-06-11 08:02:25 +02:00
|
|
|
12c: b7 be out 0x37, r11 ; 55
|
|
|
|
12e: e8 95 spm
|
|
|
|
130: 26 c0 rjmp .+76 ; 0x17e <__SREG__+0x13f>
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
}
|
|
|
|
/* Read memory block mode, length is big endian. */
|
|
|
|
else if(ch == STK_READ_PAGE) {
|
2011-06-11 08:02:25 +02:00
|
|
|
132: 84 37 cpi r24, 0x74 ; 116
|
|
|
|
134: b1 f4 brne .+44 ; 0x162 <__SREG__+0x123>
|
2010-09-22 15:04:33 +02:00
|
|
|
// READ PAGE - we only read flash
|
2011-06-11 08:02:25 +02:00
|
|
|
getch(); /* getlen() */
|
|
|
|
136: 2e d0 rcall .+92 ; 0x194 <getch>
|
|
|
|
length = getch();
|
|
|
|
138: 2d d0 rcall .+90 ; 0x194 <getch>
|
|
|
|
13a: f8 2e mov r15, r24
|
|
|
|
getch();
|
|
|
|
13c: 2b d0 rcall .+86 ; 0x194 <getch>
|
|
|
|
|
2010-09-22 15:04:33 +02:00
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
13e: 38 d0 rcall .+112 ; 0x1b0 <verifySpace>
|
|
|
|
140: f6 01 movw r30, r12
|
|
|
|
142: ef 2c mov r14, r15
|
2011-06-11 01:17:13 +02:00
|
|
|
putch(result);
|
2010-09-22 15:04:33 +02:00
|
|
|
address++;
|
2011-06-11 01:17:13 +02:00
|
|
|
}
|
|
|
|
while (--length);
|
2010-09-22 15:04:33 +02:00
|
|
|
#else
|
|
|
|
do putch(pgm_read_byte_near(address++));
|
2011-06-11 08:02:25 +02:00
|
|
|
144: 8f 01 movw r16, r30
|
|
|
|
146: 0f 5f subi r16, 0xFF ; 255
|
|
|
|
148: 1f 4f sbci r17, 0xFF ; 255
|
|
|
|
14a: 84 91 lpm r24, Z+
|
|
|
|
14c: 1b d0 rcall .+54 ; 0x184 <putch>
|
2010-09-22 15:04:33 +02:00
|
|
|
while (--length);
|
2011-06-11 08:02:25 +02:00
|
|
|
14e: ea 94 dec r14
|
|
|
|
150: f8 01 movw r30, r16
|
|
|
|
152: c1 f7 brne .-16 ; 0x144 <__SREG__+0x105>
|
|
|
|
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
|
|
|
|
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* main program starts here */
|
|
|
|
int main(void) {
|
|
|
|
154: 08 94 sec
|
|
|
|
156: c1 1c adc r12, r1
|
|
|
|
158: d1 1c adc r13, r1
|
|
|
|
15a: fa 94 dec r15
|
|
|
|
15c: cf 0c add r12, r15
|
|
|
|
15e: d1 1c adc r13, r1
|
|
|
|
160: 0e c0 rjmp .+28 ; 0x17e <__SREG__+0x13f>
|
2011-06-11 01:17:13 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Get device signature bytes */
|
|
|
|
else if(ch == STK_READ_SIGN) {
|
2011-06-11 08:02:25 +02:00
|
|
|
162: 85 37 cpi r24, 0x75 ; 117
|
|
|
|
164: 39 f4 brne .+14 ; 0x174 <__SREG__+0x135>
|
2010-09-22 15:04:33 +02:00
|
|
|
// READ SIGN - return what Avrdude wants to hear
|
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
166: 24 d0 rcall .+72 ; 0x1b0 <verifySpace>
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(SIGNATURE_0);
|
2011-06-11 08:02:25 +02:00
|
|
|
168: 8e e1 ldi r24, 0x1E ; 30
|
|
|
|
16a: 0c d0 rcall .+24 ; 0x184 <putch>
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(SIGNATURE_1);
|
2011-06-11 08:02:25 +02:00
|
|
|
16c: 85 e9 ldi r24, 0x95 ; 149
|
|
|
|
16e: 0a d0 rcall .+20 ; 0x184 <putch>
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(SIGNATURE_2);
|
2011-06-11 08:02:25 +02:00
|
|
|
170: 8f e0 ldi r24, 0x0F ; 15
|
|
|
|
172: 98 cf rjmp .-208 ; 0xa4 <__SREG__+0x65>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
else if (ch == 'Q') {
|
2011-06-11 08:02:25 +02:00
|
|
|
174: 81 35 cpi r24, 0x51 ; 81
|
|
|
|
176: 11 f4 brne .+4 ; 0x17c <__SREG__+0x13d>
|
2010-09-22 15:04:33 +02:00
|
|
|
// Adaboot no-wait mod
|
|
|
|
watchdogConfig(WATCHDOG_16MS);
|
2011-06-11 08:02:25 +02:00
|
|
|
178: 88 e0 ldi r24, 0x08 ; 8
|
|
|
|
17a: 14 d0 rcall .+40 ; 0x1a4 <watchdogConfig>
|
2010-09-22 15:04:33 +02:00
|
|
|
verifySpace();
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
// This covers the response to commands like STK_ENTER_PROGMODE
|
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
17c: 19 d0 rcall .+50 ; 0x1b0 <verifySpace>
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
putch(STK_OK);
|
2011-06-11 08:02:25 +02:00
|
|
|
17e: 80 e1 ldi r24, 0x10 ; 16
|
|
|
|
180: 01 d0 rcall .+2 ; 0x184 <putch>
|
|
|
|
182: 6a cf rjmp .-300 ; 0x58 <__SREG__+0x19>
|
2010-09-22 15:04:33 +02:00
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
00000184 <putch>:
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void putch(char ch) {
|
2011-06-11 08:02:25 +02:00
|
|
|
184: 98 2f mov r25, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
#ifndef SOFT_UART
|
|
|
|
while (!(UCSR0A & _BV(UDRE0)));
|
2011-06-11 08:02:25 +02:00
|
|
|
186: 80 91 c0 00 lds r24, 0x00C0
|
|
|
|
18a: 85 ff sbrs r24, 5
|
|
|
|
18c: fc cf rjmp .-8 ; 0x186 <putch+0x2>
|
2010-09-22 15:04:33 +02:00
|
|
|
UDR0 = ch;
|
2011-06-11 08:02:25 +02:00
|
|
|
18e: 90 93 c6 00 sts 0x00C6, r25
|
2010-09-22 15:04:33 +02:00
|
|
|
[uartBit] "I" (UART_TX_BIT)
|
|
|
|
:
|
|
|
|
"r25"
|
|
|
|
);
|
|
|
|
#endif
|
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
192: 08 95 ret
|
2010-09-22 15:04:33 +02:00
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
00000194 <getch>:
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
|
|
|
|
// Watchdog functions. These are only safe with interrupts turned off.
|
|
|
|
void watchdogReset() {
|
|
|
|
__asm__ __volatile__ (
|
2011-06-11 08:02:25 +02:00
|
|
|
194: a8 95 wdr
|
2010-09-22 15:04:33 +02:00
|
|
|
[uartBit] "I" (UART_RX_BIT)
|
|
|
|
:
|
|
|
|
"r25"
|
|
|
|
);
|
|
|
|
#else
|
|
|
|
while(!(UCSR0A & _BV(RXC0)));
|
2011-06-11 08:02:25 +02:00
|
|
|
196: 80 91 c0 00 lds r24, 0x00C0
|
|
|
|
19a: 87 ff sbrs r24, 7
|
|
|
|
19c: fc cf rjmp .-8 ; 0x196 <getch+0x2>
|
2010-09-22 15:04:33 +02:00
|
|
|
ch = UDR0;
|
2011-06-11 08:02:25 +02:00
|
|
|
19e: 80 91 c6 00 lds r24, 0x00C6
|
2010-09-22 15:04:33 +02:00
|
|
|
LED_PIN |= _BV(LED);
|
2011-06-11 01:17:13 +02:00
|
|
|
#endif
|
2010-09-22 15:04:33 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
return ch;
|
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
1a2: 08 95 ret
|
2010-09-22 15:04:33 +02:00
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
000001a4 <watchdogConfig>:
|
2010-09-22 15:04:33 +02:00
|
|
|
"wdr\n"
|
|
|
|
);
|
|
|
|
}
|
|
|
|
|
|
|
|
void watchdogConfig(uint8_t x) {
|
|
|
|
WDTCSR = _BV(WDCE) | _BV(WDE);
|
2011-06-11 08:02:25 +02:00
|
|
|
1a4: e0 e6 ldi r30, 0x60 ; 96
|
|
|
|
1a6: f0 e0 ldi r31, 0x00 ; 0
|
|
|
|
1a8: 98 e1 ldi r25, 0x18 ; 24
|
|
|
|
1aa: 90 83 st Z, r25
|
2010-09-22 15:04:33 +02:00
|
|
|
WDTCSR = x;
|
2011-06-11 08:02:25 +02:00
|
|
|
1ac: 80 83 st Z, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
1ae: 08 95 ret
|
2010-09-22 15:04:33 +02:00
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
000001b0 <verifySpace>:
|
2010-09-22 15:04:33 +02:00
|
|
|
do getch(); while (--count);
|
|
|
|
verifySpace();
|
|
|
|
}
|
|
|
|
|
|
|
|
void verifySpace() {
|
2011-06-11 08:02:25 +02:00
|
|
|
if (getch() != CRC_EOP) {
|
|
|
|
1b0: f1 df rcall .-30 ; 0x194 <getch>
|
|
|
|
1b2: 80 32 cpi r24, 0x20 ; 32
|
|
|
|
1b4: 19 f0 breq .+6 ; 0x1bc <verifySpace+0xc>
|
|
|
|
watchdogConfig(WATCHDOG_16MS); // shorten WD timeout
|
|
|
|
1b6: 88 e0 ldi r24, 0x08 ; 8
|
|
|
|
1b8: f5 df rcall .-22 ; 0x1a4 <watchdogConfig>
|
|
|
|
1ba: ff cf rjmp .-2 ; 0x1ba <verifySpace+0xa>
|
|
|
|
while (1) // and busy-loop so that WD causes
|
|
|
|
; // a reset and app start.
|
|
|
|
}
|
2010-09-22 15:04:33 +02:00
|
|
|
putch(STK_INSYNC);
|
2011-06-11 08:02:25 +02:00
|
|
|
1bc: 84 e1 ldi r24, 0x14 ; 20
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
1be: e2 cf rjmp .-60 ; 0x184 <putch>
|
2011-06-11 01:17:13 +02:00
|
|
|
|
2011-06-11 08:02:25 +02:00
|
|
|
000001c0 <getNch>:
|
2010-09-22 15:04:33 +02:00
|
|
|
::[count] "M" (UART_B_VALUE)
|
|
|
|
);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void getNch(uint8_t count) {
|
2011-06-11 08:02:25 +02:00
|
|
|
1c0: 1f 93 push r17
|
|
|
|
1c2: 18 2f mov r17, r24
|
2010-09-22 15:04:33 +02:00
|
|
|
do getch(); while (--count);
|
2011-06-11 08:02:25 +02:00
|
|
|
1c4: e7 df rcall .-50 ; 0x194 <getch>
|
|
|
|
1c6: 11 50 subi r17, 0x01 ; 1
|
|
|
|
1c8: e9 f7 brne .-6 ; 0x1c4 <getNch+0x4>
|
2010-09-22 15:04:33 +02:00
|
|
|
verifySpace();
|
2011-06-11 08:02:25 +02:00
|
|
|
1ca: f2 df rcall .-28 ; 0x1b0 <verifySpace>
|
|
|
|
}
|
|
|
|
1cc: 1f 91 pop r17
|
|
|
|
1ce: 08 95 ret
|
|
|
|
|
|
|
|
000001d0 <appStart>:
|
|
|
|
WDTCSR = _BV(WDCE) | _BV(WDE);
|
|
|
|
WDTCSR = x;
|
2010-09-22 15:04:33 +02:00
|
|
|
}
|
2011-06-11 08:02:25 +02:00
|
|
|
|
|
|
|
void appStart() {
|
|
|
|
watchdogConfig(WATCHDOG_OFF);
|
|
|
|
1d0: 80 e0 ldi r24, 0x00 ; 0
|
|
|
|
1d2: e8 df rcall .-48 ; 0x1a4 <watchdogConfig>
|
|
|
|
__asm__ __volatile__ (
|
|
|
|
1d4: ee 27 eor r30, r30
|
|
|
|
1d6: ff 27 eor r31, r31
|
|
|
|
1d8: 09 94 ijmp
|