2011-09-06 21:05:41 +02:00
|
|
|
/* $asf_license$ */
|
2011-09-05 22:59:49 +02:00
|
|
|
|
|
|
|
|
#ifndef _SAM3U_SPI_INSTANCE_
|
|
|
|
|
#define _SAM3U_SPI_INSTANCE_
|
|
|
|
|
|
|
|
|
|
/* ========== Register definition for SPI peripheral ========== */
|
2011-09-06 21:05:41 +02:00
|
|
|
#ifdef __ASSEMBLY__
|
|
|
|
|
#define REG_SPI_CR (0x40008000U) /**< \brief (SPI) Control Register */
|
|
|
|
|
#define REG_SPI_MR (0x40008004U) /**< \brief (SPI) Mode Register */
|
|
|
|
|
#define REG_SPI_RDR (0x40008008U) /**< \brief (SPI) Receive Data Register */
|
|
|
|
|
#define REG_SPI_TDR (0x4000800CU) /**< \brief (SPI) Transmit Data Register */
|
|
|
|
|
#define REG_SPI_SR (0x40008010U) /**< \brief (SPI) Status Register */
|
|
|
|
|
#define REG_SPI_IER (0x40008014U) /**< \brief (SPI) Interrupt Enable Register */
|
|
|
|
|
#define REG_SPI_IDR (0x40008018U) /**< \brief (SPI) Interrupt Disable Register */
|
|
|
|
|
#define REG_SPI_IMR (0x4000801CU) /**< \brief (SPI) Interrupt Mask Register */
|
|
|
|
|
#define REG_SPI_CSR (0x40008030U) /**< \brief (SPI) Chip Select Register */
|
|
|
|
|
#define REG_SPI_WPMR (0x400080E4U) /**< \brief (SPI) Write Protection Control Register */
|
|
|
|
|
#define REG_SPI_WPSR (0x400080E8U) /**< \brief (SPI) Write Protection Status Register */
|
|
|
|
|
#else
|
|
|
|
|
#define REG_SPI_CR (*(WoReg*)0x40008000U) /**< \brief (SPI) Control Register */
|
|
|
|
|
#define REG_SPI_MR (*(RwReg*)0x40008004U) /**< \brief (SPI) Mode Register */
|
|
|
|
|
#define REG_SPI_RDR (*(RoReg*)0x40008008U) /**< \brief (SPI) Receive Data Register */
|
|
|
|
|
#define REG_SPI_TDR (*(WoReg*)0x4000800CU) /**< \brief (SPI) Transmit Data Register */
|
|
|
|
|
#define REG_SPI_SR (*(RoReg*)0x40008010U) /**< \brief (SPI) Status Register */
|
|
|
|
|
#define REG_SPI_IER (*(WoReg*)0x40008014U) /**< \brief (SPI) Interrupt Enable Register */
|
|
|
|
|
#define REG_SPI_IDR (*(WoReg*)0x40008018U) /**< \brief (SPI) Interrupt Disable Register */
|
|
|
|
|
#define REG_SPI_IMR (*(RoReg*)0x4000801CU) /**< \brief (SPI) Interrupt Mask Register */
|
|
|
|
|
#define REG_SPI_CSR (*(RwReg*)0x40008030U) /**< \brief (SPI) Chip Select Register */
|
|
|
|
|
#define REG_SPI_WPMR (*(RwReg*)0x400080E4U) /**< \brief (SPI) Write Protection Control Register */
|
|
|
|
|
#define REG_SPI_WPSR (*(RoReg*)0x400080E8U) /**< \brief (SPI) Write Protection Status Register */
|
|
|
|
|
#endif /* __ASSEMBLY__ */
|
2011-09-05 22:59:49 +02:00
|
|
|
|
|
|
|
|
#endif /* _SAM3U_SPI_INSTANCE_ */
|
