mirror of
https://github.com/arduino/Arduino.git
synced 2024-12-13 23:48:46 +01:00
47 lines
2.2 KiB
C
47 lines
2.2 KiB
C
|
/* %ATMEL_LICENCE% */
|
||
|
|
|
||
|
|
#ifndef _SAM3XA_RSTC_COMPONENT_
|
||
|
|
#define _SAM3XA_RSTC_COMPONENT_
|
||
|
|
|
||
|
|
/* ============================================================================= */
|
||
|
|
/** SOFTWARE API DEFINITION FOR Reset Controller */
|
||
|
|
/* ============================================================================= */
|
||
|
|
/** \addtogroup SAM3XA_RSTC Reset Controller */
|
||
|
|
/*@{*/
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
/** \brief Rstc hardware registers */
|
||
|
|
typedef struct {
|
||
|
|
WoReg RSTC_CR; /**< \brief (Rstc Offset: 0x00) Control Register */
|
||
|
|
RoReg RSTC_SR; /**< \brief (Rstc Offset: 0x04) Status Register */
|
||
|
|
RwReg RSTC_MR; /**< \brief (Rstc Offset: 0x08) Mode Register */
|
||
|
|
} Rstc;
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
/* -------- RSTC_CR : (RSTC Offset: 0x00) Control Register -------- */
|
||
|
|
#define RSTC_CR_PROCRST (0x1u << 0) /**< \brief (RSTC_CR) Processor Reset */
|
||
|
|
#define RSTC_CR_PERRST (0x1u << 2) /**< \brief (RSTC_CR) Peripheral Reset */
|
||
|
|
#define RSTC_CR_EXTRST (0x1u << 3) /**< \brief (RSTC_CR) External Reset */
|
||
|
|
#define RSTC_CR_KEY_Pos 24
|
||
|
|
#define RSTC_CR_KEY_Msk (0xffu << RSTC_CR_KEY_Pos) /**< \brief (RSTC_CR) Password */
|
||
|
|
#define RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk & ((value) << RSTC_CR_KEY_Pos)))
|
||
|
|
/* -------- RSTC_SR : (RSTC Offset: 0x04) Status Register -------- */
|
||
|
|
#define RSTC_SR_URSTS (0x1u << 0) /**< \brief (RSTC_SR) User Reset Status */
|
||
|
|
#define RSTC_SR_RSTTYP_Pos 8
|
||
|
|
#define RSTC_SR_RSTTYP_Msk (0x7u << RSTC_SR_RSTTYP_Pos) /**< \brief (RSTC_SR) Reset Type */
|
||
|
|
#define RSTC_SR_NRSTL (0x1u << 16) /**< \brief (RSTC_SR) NRST Pin Level */
|
||
|
|
#define RSTC_SR_SRCMP (0x1u << 17) /**< \brief (RSTC_SR) Software Reset Command in Progress */
|
||
|
|
/* -------- RSTC_MR : (RSTC Offset: 0x08) Mode Register -------- */
|
||
|
|
#define RSTC_MR_URSTEN (0x1u << 0) /**< \brief (RSTC_MR) User Reset Enable */
|
||
|
|
#define RSTC_MR_URSTIEN (0x1u << 4) /**< \brief (RSTC_MR) User Reset Interrupt Enable */
|
||
|
|
#define RSTC_MR_ERSTL_Pos 8
|
||
|
|
#define RSTC_MR_ERSTL_Msk (0xfu << RSTC_MR_ERSTL_Pos) /**< \brief (RSTC_MR) External Reset Length */
|
||
|
|
#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk & ((value) << RSTC_MR_ERSTL_Pos)))
|
||
|
|
#define RSTC_MR_KEY_Pos 24
|
||
|
|
#define RSTC_MR_KEY_Msk (0xffu << RSTC_MR_KEY_Pos) /**< \brief (RSTC_MR) Password */
|
||
|
|
#define RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk & ((value) << RSTC_MR_KEY_Pos)))
|
||
|
|
|
||
|
|
/*@}*/
|
||
|
|
|
||
|
|
|
||
|
|
#endif /* _SAM3XA_RSTC_COMPONENT_ */
|