rooty/Arduino
1
0
Fork 0
mirror of https://github.com/arduino/Arduino.git synced 2025-02-18 12:54:25 +01:00
Code Issues Releases Activity

Fixed flush so that it actually is sure to flush all outstanding data.

Browse Source
This commit is contained in:
Collin Kidder 2015-01-04 13:37:28 -05:00
parent 76280e8778
commit cabfd8ed21
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
hardware/arduino/sam/cores/arduino/UARTClass.cpp
View File

@ -79,14 +79,12 @@ void UARTClass::end( void )
// clear any received data // clear any received data
_rx_buffer->_iHead = _rx_buffer->_iTail ; _rx_buffer->_iHead = _rx_buffer->_iTail ;
while (_tx_buffer->_iHead != _tx_buffer->_iTail); //wait for transmit data to be sent // Wait for any outstanding data to be sent
flush();
// Disable UART interrupt in NVIC // Disable UART interrupt in NVIC
NVIC_DisableIRQ( _dwIrq ) ; NVIC_DisableIRQ( _dwIrq ) ;
// Wait for any outstanding data to be sent
flush();
pmc_disable_periph_clk( _dwId ) ; pmc_disable_periph_clk( _dwId ) ;
} }
@ -134,6 +132,7 @@ int UARTClass::read( void )
void UARTClass::flush( void ) void UARTClass::flush( void )
{ {
while (_tx_buffer->_iHead != _tx_buffer->_iTail); //wait for transmit data to be sent
// Wait for transmission to complete // Wait for transmission to complete
while ((_pUart->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY) while ((_pUart->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
; ;