mirror of
https://github.com/arduino/Arduino.git
synced 2024-12-11 22:24:13 +01:00
305 lines
15 KiB
C
305 lines
15 KiB
C
/* %ATMEL_LICENCE% */
|
|
|
|
#ifndef _SAM3S4C_
|
|
#define _SAM3S4C_
|
|
|
|
/** \addtogroup SAM3S4C_definitions SAM3S4C definitions
|
|
This file defines all structures and symbols for SAM3S4C:
|
|
- registers and bitfields
|
|
- peripheral base address
|
|
- peripheral ID
|
|
- PIO definitions
|
|
*/
|
|
/*@{*/
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <stdint.h>
|
|
#ifndef __cplusplus
|
|
typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
|
|
#else
|
|
typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
|
|
#endif
|
|
typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */
|
|
typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */
|
|
#define CAST(type, value) (((type)*)(value))
|
|
#define REG_ACCESS(type, address) (*((type)*)(address)) /**< C code: Register value */
|
|
#else
|
|
#define CAST(type, value) (value)
|
|
#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */
|
|
#endif
|
|
|
|
/* ************************************************************************** */
|
|
/* CMSIS DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_cmsis CMSIS Definitions */
|
|
/*@{*/
|
|
|
|
/**< Interrupt Number Definition */
|
|
typedef enum IRQn
|
|
{
|
|
/****** Cortex-M3 Processor Exceptions Numbers ******************************/
|
|
NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */
|
|
MemoryManagement_IRQn = -12, /**< 4 Cortex-M3 Memory Management Interrupt */
|
|
BusFault_IRQn = -11, /**< 5 Cortex-M3 Bus Fault Interrupt */
|
|
UsageFault_IRQn = -10, /**< 6 Cortex-M3 Usage Fault Interrupt */
|
|
SVCall_IRQn = -5, /**< 11 Cortex-M3 SV Call Interrupt */
|
|
DebugMonitor_IRQn = -4, /**< 12 Cortex-M3 Debug Monitor Interrupt */
|
|
PendSV_IRQn = -2, /**< 14 Cortex-M3 Pend SV Interrupt */
|
|
SysTick_IRQn = -1, /**< 15 Cortex-M3 System Tick Interrupt */
|
|
/****** SAM3S4C specific Interrupt Numbers *********************************/
|
|
|
|
SUPC_IRQn = 0, /**< 0 SAM3S4C Supply Controller (SUPC) */
|
|
RSTC_IRQn = 1, /**< 1 SAM3S4C Reset Controller (RSTC) */
|
|
RTC_IRQn = 2, /**< 2 SAM3S4C Real Time Clock (RTC) */
|
|
RTT_IRQn = 3, /**< 3 SAM3S4C Real Time Timer (RTT) */
|
|
WDT_IRQn = 4, /**< 4 SAM3S4C Watchdog Timer (WDT) */
|
|
PMC_IRQn = 5, /**< 5 SAM3S4C Power Management Controller (PMC) */
|
|
EFC_IRQn = 6, /**< 6 SAM3S4C Enhanced Embedded Flash Controller (EFC) */
|
|
UART0_IRQn = 8, /**< 8 SAM3S4C UART 0 (UART0) */
|
|
UART1_IRQn = 9, /**< 9 SAM3S4C UART 1 (UART1) */
|
|
SMC_IRQn = 10, /**< 10 SAM3S4C Static Memory Controller (SMC) */
|
|
PIOA_IRQn = 11, /**< 11 SAM3S4C Parallel I/O Controller A (PIOA) */
|
|
PIOB_IRQn = 12, /**< 12 SAM3S4C Parallel I/O Controller B (PIOB) */
|
|
PIOC_IRQn = 13, /**< 13 SAM3S4C Parallel I/O Controller C (PIOC) */
|
|
USART0_IRQn = 14, /**< 14 SAM3S4C USART 0 (USART0) */
|
|
USART1_IRQn = 15, /**< 15 SAM3S4C USART 1 (USART1) */
|
|
HSMCI_IRQn = 18, /**< 18 SAM3S4C Multimedia Card Interface (HSMCI) */
|
|
TWI0_IRQn = 19, /**< 19 SAM3S4C Two Wire Interface 0 (TWI0) */
|
|
TWI1_IRQn = 20, /**< 20 SAM3S4C Two Wire Interface 1 (TWI1) */
|
|
SPI_IRQn = 21, /**< 21 SAM3S4C Serial Peripheral Interface (SPI) */
|
|
SSC_IRQn = 22, /**< 22 SAM3S4C Synchronous Serial Controler (SSC) */
|
|
TC0_IRQn = 23, /**< 23 SAM3S4C Timer/Counter 0 (TC0) */
|
|
TC1_IRQn = 24, /**< 24 SAM3S4C Timer/Counter 1 (TC1) */
|
|
TC2_IRQn = 25, /**< 25 SAM3S4C Timer/Counter 2 (TC2) */
|
|
TC3_IRQn = 26, /**< 26 SAM3S4C Timer/Counter 3 (TC3) */
|
|
TC4_IRQn = 27, /**< 27 SAM3S4C Timer/Counter 4 (TC4) */
|
|
TC5_IRQn = 28, /**< 28 SAM3S4C Timer/Counter 5 (TC5) */
|
|
ADC_IRQn = 29, /**< 29 SAM3S4C Analog To Digital Converter (ADC) */
|
|
DACC_IRQn = 30, /**< 30 SAM3S4C Digital To Analog Converter (DACC) */
|
|
PWM_IRQn = 31, /**< 31 SAM3S4C Pulse Width Modulation (PWM) */
|
|
CRCCU_IRQn = 32, /**< 32 SAM3S4C CRC Calculation Unit (CRCCU) */
|
|
ACC_IRQn = 33, /**< 33 SAM3S4C Analog Comparator (ACC) */
|
|
UDP_IRQn = 34 /**< 34 SAM3S4C USB Device Port (UDP) */
|
|
} IRQn_Type;
|
|
|
|
/**
|
|
* \brief Configuration of the Cortex-M3 Processor and Core Peripherals
|
|
*/
|
|
|
|
#define __MPU_PRESENT 1 /**< SAM3S4C does provide a MPU */
|
|
#define __NVIC_PRIO_BITS 4 /**< SAM3S4C uses 4 Bits for the Priority Levels */
|
|
#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */
|
|
|
|
/*
|
|
* \brief CMSIS includes
|
|
*/
|
|
|
|
#include <core_cm3.h>
|
|
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_api Peripheral Software API */
|
|
/*@{*/
|
|
|
|
#include "component/ACC.h"
|
|
#include "component/ADC.h"
|
|
#include "component/CHIPID.h"
|
|
#include "component/CRCCU.h"
|
|
#include "component/DACC.h"
|
|
#include "component/EFC.h"
|
|
#include "component/GPBR.h"
|
|
#include "component/HSMCI.h"
|
|
#include "component/MATRIX.h"
|
|
#include "component/PDC.h"
|
|
#include "component/PIO.h"
|
|
#include "component/PMC.h"
|
|
#include "component/PWM.h"
|
|
#include "component/RSTC.h"
|
|
#include "component/RTC.h"
|
|
#include "component/RTT.h"
|
|
#include "component/SMC.h"
|
|
#include "component/SPI.h"
|
|
#include "component/SSC.h"
|
|
#include "component/SUPC.h"
|
|
#include "component/TC.h"
|
|
#include "component/TWI.h"
|
|
#include "component/UART.h"
|
|
#include "component/UDP.h"
|
|
#include "component/USART.h"
|
|
#include "component/WDT.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/* REGISTER ACCESS DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_reg Registers Access Definitions */
|
|
/*@{*/
|
|
|
|
#include "instance/HSMCI.h"
|
|
#include "instance/SSC.h"
|
|
#include "instance/SPI.h"
|
|
#include "instance/TC0.h"
|
|
#include "instance/TC1.h"
|
|
#include "instance/TWI0.h"
|
|
#include "instance/TWI1.h"
|
|
#include "instance/PWM.h"
|
|
#include "instance/USART0.h"
|
|
#include "instance/USART1.h"
|
|
#include "instance/UDP.h"
|
|
#include "instance/ADC.h"
|
|
#include "instance/DACC.h"
|
|
#include "instance/ACC.h"
|
|
#include "instance/CRCCU.h"
|
|
#include "instance/SMC.h"
|
|
#include "instance/MATRIX.h"
|
|
#include "instance/PMC.h"
|
|
#include "instance/UART0.h"
|
|
#include "instance/CHIPID.h"
|
|
#include "instance/UART1.h"
|
|
#include "instance/EFC.h"
|
|
#include "instance/PIOA.h"
|
|
#include "instance/PIOB.h"
|
|
#include "instance/PIOC.h"
|
|
#include "instance/RSTC.h"
|
|
#include "instance/SUPC.h"
|
|
#include "instance/RTT.h"
|
|
#include "instance/WDT.h"
|
|
#include "instance/RTC.h"
|
|
#include "instance/GPBR.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/* PERIPHERAL ID DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_id Peripheral Ids Definitions */
|
|
/*@{*/
|
|
|
|
#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */
|
|
#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */
|
|
#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */
|
|
#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */
|
|
#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */
|
|
#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */
|
|
#define ID_EFC ( 6) /**< \brief Enhanced Embedded Flash Controller (EFC) */
|
|
#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */
|
|
#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */
|
|
#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */
|
|
#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */
|
|
#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */
|
|
#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */
|
|
#define ID_USART0 (14) /**< \brief USART 0 (USART0) */
|
|
#define ID_USART1 (15) /**< \brief USART 1 (USART1) */
|
|
#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */
|
|
#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */
|
|
#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */
|
|
#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */
|
|
#define ID_SSC (22) /**< \brief Synchronous Serial Controler (SSC) */
|
|
#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */
|
|
#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */
|
|
#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */
|
|
#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */
|
|
#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */
|
|
#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */
|
|
#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */
|
|
#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */
|
|
#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */
|
|
#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */
|
|
#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */
|
|
#define ID_UDP (34) /**< \brief USB Device Port (UDP) */
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/* BASE ADDRESS DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_base Peripheral Base Address Definitions */
|
|
/*@{*/
|
|
|
|
#define HSMCI CAST(Hsmci , 0x40000000U) /**< \brief (HSMCI ) Base Address */
|
|
#define PDC_HSMCI CAST(Pdc , 0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */
|
|
#define SSC CAST(Ssc , 0x40004000U) /**< \brief (SSC ) Base Address */
|
|
#define PDC_SSC CAST(Pdc , 0x40004100U) /**< \brief (PDC_SSC ) Base Address */
|
|
#define SPI CAST(Spi , 0x40008000U) /**< \brief (SPI ) Base Address */
|
|
#define PDC_SPI CAST(Pdc , 0x40008100U) /**< \brief (PDC_SPI ) Base Address */
|
|
#define TC0 CAST(Tc , 0x40010000U) /**< \brief (TC0 ) Base Address */
|
|
#define TC1 CAST(Tc , 0x40014000U) /**< \brief (TC1 ) Base Address */
|
|
#define TWI0 CAST(Twi , 0x40018000U) /**< \brief (TWI0 ) Base Address */
|
|
#define PDC_TWI0 CAST(Pdc , 0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */
|
|
#define TWI1 CAST(Twi , 0x4001C000U) /**< \brief (TWI1 ) Base Address */
|
|
#define PDC_TWI1 CAST(Pdc , 0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */
|
|
#define PWM CAST(Pwm , 0x40020000U) /**< \brief (PWM ) Base Address */
|
|
#define PDC_PWM CAST(Pdc , 0x40020100U) /**< \brief (PDC_PWM ) Base Address */
|
|
#define USART0 CAST(Usart , 0x40024000U) /**< \brief (USART0 ) Base Address */
|
|
#define PDC_USART0 CAST(Pdc , 0x40024100U) /**< \brief (PDC_USART0) Base Address */
|
|
#define USART1 CAST(Usart , 0x40028000U) /**< \brief (USART1 ) Base Address */
|
|
#define PDC_USART1 CAST(Pdc , 0x40028100U) /**< \brief (PDC_USART1) Base Address */
|
|
#define UDP CAST(Udp , 0x40034000U) /**< \brief (UDP ) Base Address */
|
|
#define ADC CAST(Adc , 0x40038000U) /**< \brief (ADC ) Base Address */
|
|
#define PDC_ADC CAST(Pdc , 0x40038100U) /**< \brief (PDC_ADC ) Base Address */
|
|
#define DACC CAST(Dacc , 0x4003C000U) /**< \brief (DACC ) Base Address */
|
|
#define PDC_DACC CAST(Pdc , 0x4003C100U) /**< \brief (PDC_DACC ) Base Address */
|
|
#define ACC CAST(Acc , 0x40040000U) /**< \brief (ACC ) Base Address */
|
|
#define CRCCU CAST(Crccu , 0x40044000U) /**< \brief (CRCCU ) Base Address */
|
|
#define SMC CAST(Smc , 0x400E0000U) /**< \brief (SMC ) Base Address */
|
|
#define MATRIX CAST(Matrix , 0x400E0200U) /**< \brief (MATRIX ) Base Address */
|
|
#define PMC CAST(Pmc , 0x400E0400U) /**< \brief (PMC ) Base Address */
|
|
#define UART0 CAST(Uart , 0x400E0600U) /**< \brief (UART0 ) Base Address */
|
|
#define PDC_UART0 CAST(Pdc , 0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */
|
|
#define CHIPID CAST(Chipid , 0x400E0740U) /**< \brief (CHIPID ) Base Address */
|
|
#define UART1 CAST(Uart , 0x400E0800U) /**< \brief (UART1 ) Base Address */
|
|
#define PDC_UART1 CAST(Pdc , 0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */
|
|
#define EFC CAST(Efc , 0x400E0A00U) /**< \brief (EFC ) Base Address */
|
|
#define PIOA CAST(Pio , 0x400E0E00U) /**< \brief (PIOA ) Base Address */
|
|
#define PDC_PIOA CAST(Pdc , 0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */
|
|
#define PIOB CAST(Pio , 0x400E1000U) /**< \brief (PIOB ) Base Address */
|
|
#define PIOC CAST(Pio , 0x400E1200U) /**< \brief (PIOC ) Base Address */
|
|
#define RSTC CAST(Rstc , 0x400E1400U) /**< \brief (RSTC ) Base Address */
|
|
#define SUPC CAST(Supc , 0x400E1410U) /**< \brief (SUPC ) Base Address */
|
|
#define RTT CAST(Rtt , 0x400E1430U) /**< \brief (RTT ) Base Address */
|
|
#define WDT CAST(Wdt , 0x400E1450U) /**< \brief (WDT ) Base Address */
|
|
#define RTC CAST(Rtc , 0x400E1460U) /**< \brief (RTC ) Base Address */
|
|
#define GPBR CAST(Gpbr , 0x400E1490U) /**< \brief (GPBR ) Base Address */
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/* PIO DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
/** \addtogroup SAM3S4C_pio Peripheral Pio Definitions */
|
|
/*@{*/
|
|
|
|
#include "pio/SAM3S4C.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/* MEMORY MAPPING DEFINITIONS FOR SAM3S4C */
|
|
/* ************************************************************************** */
|
|
|
|
#define IFLASH_SIZE 0x40000
|
|
#define IFLASH_PAGE_SIZE 256
|
|
#define IFLASH_LOCK_REGION_SIZE 16384
|
|
#define IFLASH_NB_OF_PAGES 1024
|
|
#define IFLASH_NB_OF_LOCK_BITS 16
|
|
#define IRAM_SIZE 0xC000
|
|
|
|
#define IFLASH_ADDR (0x00400000u) /**< Internal Flash base address */
|
|
#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */
|
|
#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */
|
|
#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */
|
|
#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */
|
|
#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */
|
|
#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
/*@}*/
|
|
|
|
#endif /* _SAM3S4C_ */
|