mirror of
https://github.com/arduino/Arduino.git
synced 2024-12-11 22:24:13 +01:00
46 lines
2.2 KiB
C
46 lines
2.2 KiB
C
/* $asf_license$ */
|
|
|
|
#ifndef _SAM3XA_WDT_COMPONENT_
|
|
#define _SAM3XA_WDT_COMPONENT_
|
|
|
|
/* ============================================================================= */
|
|
/** SOFTWARE API DEFINITION FOR Watchdog Timer */
|
|
/* ============================================================================= */
|
|
/** \addtogroup SAM3XA_WDT Watchdog Timer */
|
|
/*@{*/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
/** \brief Wdt hardware registers */
|
|
typedef struct {
|
|
WoReg WDT_CR; /**< \brief (Wdt Offset: 0x00) Control Register */
|
|
RwReg WDT_MR; /**< \brief (Wdt Offset: 0x04) Mode Register */
|
|
RoReg WDT_SR; /**< \brief (Wdt Offset: 0x08) Status Register */
|
|
} Wdt;
|
|
#endif /* __ASSEMBLY__ */
|
|
/* -------- WDT_CR : (WDT Offset: 0x00) Control Register -------- */
|
|
#define WDT_CR_WDRSTT (0x1u << 0) /**< \brief (WDT_CR) Watchdog Restart */
|
|
#define WDT_CR_KEY_Pos 24
|
|
#define WDT_CR_KEY_Msk (0xffu << WDT_CR_KEY_Pos) /**< \brief (WDT_CR) Password */
|
|
#define WDT_CR_KEY(value) ((WDT_CR_KEY_Msk & ((value) << WDT_CR_KEY_Pos)))
|
|
/* -------- WDT_MR : (WDT Offset: 0x04) Mode Register -------- */
|
|
#define WDT_MR_WDV_Pos 0
|
|
#define WDT_MR_WDV_Msk (0xfffu << WDT_MR_WDV_Pos) /**< \brief (WDT_MR) Watchdog Counter Value */
|
|
#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk & ((value) << WDT_MR_WDV_Pos)))
|
|
#define WDT_MR_WDFIEN (0x1u << 12) /**< \brief (WDT_MR) Watchdog Fault Interrupt Enable */
|
|
#define WDT_MR_WDRSTEN (0x1u << 13) /**< \brief (WDT_MR) Watchdog Reset Enable */
|
|
#define WDT_MR_WDRPROC (0x1u << 14) /**< \brief (WDT_MR) Watchdog Reset Processor */
|
|
#define WDT_MR_WDDIS (0x1u << 15) /**< \brief (WDT_MR) Watchdog Disable */
|
|
#define WDT_MR_WDD_Pos 16
|
|
#define WDT_MR_WDD_Msk (0xfffu << WDT_MR_WDD_Pos) /**< \brief (WDT_MR) Watchdog Delta Value */
|
|
#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk & ((value) << WDT_MR_WDD_Pos)))
|
|
#define WDT_MR_WDDBGHLT (0x1u << 28) /**< \brief (WDT_MR) Watchdog Debug Halt */
|
|
#define WDT_MR_WDIDLEHLT (0x1u << 29) /**< \brief (WDT_MR) Watchdog Idle Halt */
|
|
/* -------- WDT_SR : (WDT Offset: 0x08) Status Register -------- */
|
|
#define WDT_SR_WDUNF (0x1u << 0) /**< \brief (WDT_SR) Watchdog Underflow */
|
|
#define WDT_SR_WDERR (0x1u << 1) /**< \brief (WDT_SR) Watchdog Error */
|
|
|
|
/*@}*/
|
|
|
|
|
|
#endif /* _SAM3XA_WDT_COMPONENT_ */
|