mirror of
https://bitbucket.org/librepilot/librepilot.git
synced 2025-01-18 03:52:11 +01:00
71a1cdff62
CRC. This wasn't the case on F1. With CRC the last byte of the buffer passed to PIOS_SPI_TransferBlock is NOT USED. This is the case on both F1 and F2. Also need to DeInit DMA before enabling or it doesn't enable successfully. Finally added a timeout which sets a fail on the pios spi transfer in the case that either of the dma channels fails to enable.